

DATE: SEPTEMBER 28, 2000 APPLICATION F TITLE: VERSA HARGE SAMPLING CIRCUITS
INVENTOR(S): JIREN Y JAN
APPLICATION TO THE PROPERTY OF T


APPLICATION SERIAL NO.: 09/672,803



SHEET 1 OF 16"











APPLICATION ON DATE: SEPTEMBER 28, 2000 TITLE: VERSATILE CHARGE SAMPLING CIRCUITS

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803

SHEET 2 OF 16







APPLICATION LING DATE: SEPTEMBER 28, 2000 TITLE: VERSATILE CHARGE SAMPLING CIRCUITS

INVENTOR(S): JIREN YUAN

APPLICATION SERIAL No.: 09/672,803



SHEET 3 OF 16




FIG. 3



APPLICATION FILING DATE: SEPTEMBER 28, 2000 TITLE: VERSATILE CHARGE SAMPLING CIRCUITS INVENTOR(S): JIREN YUAN

APPLICATION SERIAL NO.: 09/672,803

SHEET 4 OF 16




FIG. 4



APPLIC FILING DATE: SEPTEMBER 28, 2000 TITLE: SATILE CHARGE SAMPLING CIRCUITS

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803



SHEET 5 OF 16





FIG. 5



G DATE: SEPTEMBER 28, 2000 TITLE: VERSAILE CHARGE SAMPLING CIRCUITS

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803









FIG. 6B



G DATE: SEPTEMBER 28, 2000

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803









FIG. 7B




ING DATE: SEPTEMBER 28, 2000

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803











TITLE: VERSATILE CHARGE SAMPLING CIRCUITS INVENTOR(S): JIREN YUAN APPLICATION SERIAL NO.: 09/672,803









APPLICATION G DATE: SEPTEMBER 28, 2000
TITLE: VERSA CHARGE SAMPLING CIRCUITS

INVENTOR(S): JIREN YUAN

APPLICATION SERIAL NO.: 09/672,803







FIG. 10




APPLICATION NG DATE: SEPTEMBER 28, 2000 TITLE: VER CHARGE SAMPLING CIRCUITS

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803







Note: 1. Ideal curve in solid line.

2. HSPICE simulation in dots.


FIG. 11B




APPLICATION TILING DATE: SEPTEMBER 28, 2000
TITLE: VE TILLE CHARGE SAMPLING CIRCUITS
INVENTORIST LIBER VILLAN

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803







Note: 1. Ideal curve in solid line.

2. HSPICE simulation in dots.


FIG. 12B




APPLICATION ING DATE: SEPTEMBER 28, 2000 TITLE: VER E CHARGE SAMPLING CIRCUITS

INVENTOR(S): JIREN YUAN
APPLICATION SERIAL NO.: 09/672,803







Note: 1. Ideal curve in solid line.
2. HSPICE simulation in dots.

FIG. 13B



APPLICATION FILING DATE: SEPTEMBER 28, 2000 TITLE: VETILE CHARGE SAMPLING CIRCUITS TITLE: VE

UREN YUAN

APPLICATION SERIAL NO.: 09/672,803






FIG. 14A




FIG. 14B



APPLICATE FILING DATE: SEPTEMBER 28, 2000 TITLE: VIEW ILE CHARGE SAMPLING CIRCUITS INVENTOR(S): JIREN YUAN APPLICATION SERIAL NO.: 09/672,803






FIG. 15



APPLICATION FILING DATE: SEPTEMBER 28, 2000 TITLE: VEGET LE CHARGE SAMPLING CIRCUITS INVENTOR(S): JIREN YUAN APPLICATION SERIAL NO.: 09/672,803






FIG. 16